Thrifty execution of task pipelines
نویسندگان
چکیده
منابع مشابه
The Effect of Attention on Quiet Eye Behavior and Accuracy of Execution on a Targeting Task
The purpose of this study was to determine the effect of focusing attention on quiet eye behavior and accuracy of execution on dart throwing skills. For this purpose, 20 male students in dart beginner (age range 19-22 years old) were voluntarily selected. All participants performed external and internal attention instructions in a counterbalanced manner. Thus, Participants first made 10 attempt...
متن کاملProcessor Pipelines and Static Worst-Case Execution Time Analysis
Engblom, J. 2002: Processor Pipelines and Static Worst-Case Execution Time Analysis. Acta Universitatis Upsaliensis. Uppsala dissertations from the Faculty of Science and Technology 36. 130 pp. Uppsala. ISBN 91-554-5228-0. Worst-Case Execution Time (WCET) estimates for programs are necessary when building real-time systems. They are used to ensure timely responses from interrupts, to guarantee ...
متن کاملthe effects of time planning and task complexity on accuracy of narrative task performance
هدف اصلی این تحقیق بررسی تاثیر برنامه ریزی زمانی، هم چنین افزایش میزان پیچیدگی تکالیف در نظر گرفته شده بصورت همزمان، بر دقت و صحت و پیچیدگی عملکرد نوشتاری زبان آموزان می باشد. بدین منظور، 50 نفر از دانش آموزان دختر در رده ی سنی 16 الی 18 سال به عنوان شرکت کنندگان در این زمینه ی تحقیق در نظر گرفته شدند و به دو گروه آزمایشی و کنترل بصورت اتفاقی تقسیم شدند. اعضای گروه آزمایشی هر دو تکلیف ساده و پی...
Block Based Execution and Task
A xed-length block-based instruction set architecture (ISA) based on dataaow techniques is described. This ISA is the compared and contrasted to those of more conventional architectures and other developmental architectures. A control mechanism to allow blocks to be executed in parallel, so that the original control ow is maintained, is presented. A brief description of the hardware required to...
متن کاملTask Scheduling of Processor Pipelines with Application to Network Processors
Chip Multi-Processors (CMPs) are now available in a variety of systems and provide the opportunity for achieving high computational performance by exploiting applicationlevel parallelism. In the communications environment, network processors (NPs) are often designed around CMP architectures and in this context the processors may be used in a pipelined manner. This leads to the issue of scheduli...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Acta Informatica
سال: 1985
ISSN: 0001-5903,1432-0525
DOI: 10.1007/bf00290144